SIMULATION AND SYNTHESIS OF FILTER

Vishwajit K. Barbudhe,

Assistant Professor Jagadambha college of Engineering & Technology Master of Engineering (ME), Electronics & Telecommunication Engineering Department, Yavatmal, India

ABSTRACT

This simulation model will incorporate a mixture of both Behavioral as well as Structural modeling constructs that were briefly described above. The above aim has been furthered by taking a stepwise approach, that is, behavioral as well as dataflow simulation models of less complex devices such as program counter, memory controller, memory modules (SRAM & ROM), multiplier, accumulator and stack pointer have been developed and these models would be integrated together in the FIR filter model. All FIR filters support low pass, high pass, band pass, and band stop options. The FIR filters Rectangular, Bartlett, Hanning, Hamming, Blackman, Kaiser, and Dolph-Chebyshev are all Window FIR filters. The name "Window" comes from the fact that these filters are created by scaling a sinc (sin(x)/x) pattern with a window to produce the desired frequency effect.

Introduction:

Due to increased complexity and size of digital systems, the use of sophisticated design entry, verification and automatic hardware generation tools is rapidly gaining ground. One of the newest additions to this design methodology is the introduction of Hardware Description Languages (HDL). In a hardware design environment, the digital design can be represented as a HDL source file or it can be systematically captured. In this paper an attempt has been made to develop a simulation model of an FIR filter using VHDL. This simulation model will incorporate a mixture of both Behavioral as well as Structural modeling constructs that were briefly described above. The above aim has been furthered by taking a stepwise approach, that is, behavioral as well as dataflow simulation models of less complex devices such as program counter, memory controller, memory modules (SRAM & ROM), multiplier,

A Monthly Double-Blind Peer Reviewed Refereed Open Access International e-Journal - Included in the International Serial Directories. **GE- International Journal of Engineering Research (GE-IJER)** Website: www.aarf.asia. Email: editoraarf@gmail.com , editor@aarf.asia

accumulator and stack pointer have been developed and these models would be integrated together in the FIR filter model.

Block Diagram:



One of the best uses of VHDL today is to synthesize ASIC and FPGA devices. Synthesis is an automatic method of converting a higher level of abstraction to a lower level of abstraction. There are several synthesis tools available currently. In our project we have used the commercially available Exemplar Logic Leonardo Spectrum synthesis tool. It converts Register Transfer Level (RTL) descriptions to gate level netlists. These gate level netlists consist of interconnected gate level macro cells. These gate level netlists currently can be optimized for area, speed, testability, and so on. Models for the gate level cells are contained in technology libraries.

Filters

The term filter is commonly used to describe a device that discriminates, according to some attribute of the objects applied at its input, what passes through it. For example, an air filter allows air to pass through it but prevents dust particles that are present in the air from passing through. An oil filter performs a similar function, with the exception that oil is the substance allowed to pass through the filter, while particles of dirt are collected at the input to the filter and prevented from passing through. In photography, an ultraviolet filter is often used to prevent ultraviolet light, which is present in sunlight and which is not a part of visible light, from passing through and affecting the chemicals on the film.

Frequency Response of Filters

A frequency-selective filter is a device that passes a certain range of frequencies and blocks the rest. The range of frequencies passed defines the passband, and the range of frequencies blocked defines the stopband. The band-edge frequencies are called the cutoff frequencies. Ideally, a filter should have perfect transmission in the passband and perfect rejection in the stopband. The phase and group delay of a system whose transfer function has Magnitude= $H(\omega)$ and Phase= $\Phi(\omega)$ are defined as:

$$t_p = -\frac{\Phi(\omega)}{\omega}$$
 (Phase delay)
 $\tau_g(\omega) = -\frac{d\Phi(\omega)}{d(\omega)}$ (Group delay)

If $\Phi(\omega)$ varies linearly with frequency, t_p and τ_g are not only constant but also equal. They are simple to implement. On most DSP microprocessors, the FIR calculation can be done by looping a single instruction. They are suited to multi-rate applications. By multi-rate, we mean "decimation" (reducing the sampling rate), "interpolation" (increasing the sampling rate), or both. Whether decimating or interpolating, the use of FIR filters allows some of the calculations to be omitted, thus providing an important computational efficiency. In contrast, if IIR filters are used, each output must be individually calculated, even if it that output will discarded (so the feedback will be incorporated into the filter). They have desirable numeric properties. In practice, all DSP filters must be implemented using "finite-precision" arithmetic, that is, a limited number of bits. The use of finite-precision arithmetic in IIR filters can cause significant problems due to the use of feedback, but FIR filters have no feedback, so they can usually be implemented using fewer bits, and the designer has fewer practical problems to solve related to non-ideal arithmetic. They can be implemented using fractional arithmetic. Unlike IIR filters, it is always possible to implement a FIR filter using coefficients with magnitude of less than 1.0. (The overall gain of the FIR filter can be adjusted at its output, if desired.) This is an important consideration when using fixed-point DSP's, because it makes the implementation much simpler.

Direct-Form Structure

The direct-form realization follows immediately from the non-recursive difference equation

$$y(n) = \sum_{k=0}^{M-1} h(k)x(n-k)$$



We observe that this structure requires M-1 memory locations for storing the M-1 previous inputs and has a complexity of M multiplications and M-1 additions per output point. Since the output consists of a weighted linear combination of M-1 past values of the input and the weighted current value of the input, the structure in figure resembles a tapped delay line or a transversal system. Consequently, the direct-form realization is often called a transversal or tapped-delay-line filter.

Observations:

- There are 'M-1' delay blocks, so this is a canonic structure.
- Input signal is delayed 'M-1' times; so to store this delayed input signal 'M-1' memory locations are required.
- This structure has 'M-1' additions and 'M' multiplications.
- Output y(n) is a weighted linear combination of present input and past inputs.



Fig Direct-form realization for M odd

When The FIR system has linear phase, unit sample response of the system satisfies either the symmetry or asymmetry condition

$$h(n) = \pm h(M - 1 - n)$$

For such a system, the number of multiplications is reduced from M to M/2 for even M and to (M-1)/2 for odd M. The structure illustrated above has odd M.

Characteristics of Window Functions

The amplitude response of symmetric, finite-duration windows invariably shows a main lobe and decaying side lobes that may be entirely positive or that may alternate in sign. The spectral measures for a typical window are illustrated in Figure



Fig. Magnitude spectrum of a typical window

Amplitude-based measures for a window include the peak sidelobe level (PSL), usually in decibels, the decay rate Ds in dB/dec. Frequency-based measures include the mainlobe width W_M , the 3-dB and 6-dB widths (W_3 and W_6), and the width Ws to reach the peak sidelobe level. The windows commonly used in FIR filter design and their spectral features are listed in the Table and illustrated in Figure. As the window length N increases, the width parameters decrease, but the peak sidelobe level remains more or less constant. Ideally, the spectrum of a window should approximate an impulse and be confined to as narrow a mainlobe as possible, with as little energy in the sidelobes as possible.



Fig. Spectral characteristics of some windows

What Windowing Means

Symmetric windowing of the impulse response of an ideal filter is accomplished by windows that are themselves symmetric, as illustrated in Figure.



Fig. Bartlett window

An N-point FIR window uses N - 1 intervals to generate N samples (including both end samples). Once selected, the window sequence must be symmetrically positioned with respect to the symmetric impulse response sequence. Windowing is then simply a point-wise multiplication of the two sequences. The symmetrically windowed impulse response of an ideal lowpass filter may be written as

 $h_{\omega}[n] = 2Fc \text{ sinc } (2nF_c)\omega[n] -0.5(N-1) \le n \le 0.5(N-1)$

The Window Technique

The window technique is best described in terms of a specific example. We want to design a symmetric lowpass linear-phase FIR filter having a desired frequency response

$$\begin{split} H_{d}(\omega) &= 1e^{-j\omega(N-1)/2}, \qquad 0 \leq |\omega| \leq \omega_{c} \\ &= 0, \qquad \text{otherwise} \end{split}$$

A delay of (N-1) / 2 units is incorporated into $H_d(\omega)$ in anticipation of forcing the filter to be of length N. The corresponding unit sample response $h_d(n)$ is non-causal and infinite in duration. If we multiply $h_d(n)$ by the rectangular window sequence,

$$W(n) = 1$$
, $n = 0, 1, ..., N-1$
= 0, otherwise

we obtain an FIR filter of length N having the unit sample response

$$h(n) = \frac{\sin \omega_c \left(n - \frac{N-1}{2}\right)}{\pi \left(n - \frac{N-1}{2}\right)} , 0 \le n \le N-1 , n \ne (N-1)/2$$

If M is selected to be odd, the value of h(n) at n = (N-1)/2 is $h[(N-1)/2] = \omega_c / \pi$

The magnitude of the frequency response $H(\omega)$ of this filter is illustrated in figure for N = 61 and N = 101.





We observe that relatively large oscillations or ripples occur near the band edge of the filter. The oscillations increase in frequency as N increases, but they do not diminish in amplitude. These large oscillations are the direct result of the large sidelobes existing in the frequency characteristic $W(\omega)$ of the rectangular window. As this window function is convolved with the desired frequency response characteristic $H_d(\omega)$, the oscillations occur as the large constant area sidelobes of $W(\omega)$ move across the discontinuity that exists in $H_d(\omega)$. Since the equation

 $H_d(\omega) = \sum h_d(n) e^{-j\omega n}$ h = 0

is basically a Fourier series representation of $H_d(\omega)$, the multiplication of $h_d(n)$ with a rectangular window is identical to truncating the Fourier series representation of the desired filter characteristic $H_d(\omega)$. The truncation of the Fourier series is known to introduce ripples in the frequency response characteristic $H(\omega)$ due to the non-uniform convergence of the Fourier series at a discontinuity. The oscillatory behavior near the band edge of the filter is called the Gibbs phenomenon.

To alleviate the presence of large oscillations in both the passband and the stopband, we should use a window function that contains a taper and decays toward zero gradually, instead of abruptly, as it occurs in a rectangular window. Figures 1 through 4, illustrate the frequency response of the resulting filter when some of the window functions listed in Table are used to taper $h_d(n)$. As illustrated in Fig. 2.19 (1 through 4), the window functions do indeed eliminate the ringing effects at the band edge and do result in lower sidelobes at the expense of an increase in the width of the transition band of the filter.



Fig. Frequency response of designed filter

FPGA Design cycle

Define requirements: This stage is used for the design definition of the functions, required device, I/O pins locations and performance requirements.

A Monthly Double-Blind Peer Reviewed Refereed Open Access International e-Journal - Included in the International Serial Directories. **GE- International Journal of Engineering Research (GE-IJER)** Website: www.aarf.asia. Email: editoraarf@gmail.com , editor@aarf.asia

VHDL coding entry: This stage describes the functional description of the architectures. Includes combinational logic design and RTL (Register Transfer Level) coding.

Synthesis: The *Synthesis* stage generates a netlist from the VHDL code. The netlist is a lower level abstraction of the code, which will be used for the place and route process.

Verification: This is used to verify the logical functionality of the circuit based on the netlist generated from the *Synthesis* stage.

Place and Route: This operation helps in creating the circuit layout using an automatic placement and routing tool. The main objective of placement is to ease routing of the design.



Figure The FPGA design cycle

Layout: This stage generally consists of a mask-layout of all circuit blocks that would be created using a Layout editor.

Verification: After the layout phase, the final performance verification is based on the parameters obtained with layout extraction programs. This stage basically consists of simulations to verify the functionality and performance of the entire chip.

Fabrication and Testing

Once the design has been verified by simulation, the chip layout has been determined, and there is evidence that the manufactured chip can be properly tested, the design data file is transmitted to the fabrication facility.

Results

Finite Impulse Response (FIR) filters are used in every aspect of present day technology because filtering is one of the basic tools of information acquisition and manipulation. Digital filters form an integral part in digital signal processing applications. The FIR filter designed uses a window selection algorithm. The design can be easily modified to change the filter parameters according to the requirement. The different blocks were simulated in Active HDL and the waveforms verified the workability of the sub modules. The sub modules were integrated and the whole 8-tap 16-bit FIR filter was realized. The synthesis results were obtained on Leonardo spectrum for every block and they fit the technology. Renoir Graphics was used to generate the flow chart within the process declarations.

Simulated Waveforms

The initialize command launches elaboration and initialization of the simulation model. During elaboration, the simulator loads design units and builds the simulation model in the computer memory. During the initialization, all objects in the model (signals, variables, etc.) acquire their initial values (either default or explicitly specified) and all concurrent processes are executed once until their suspension. The simulator runs the process for the time specified in the run window. For our design we use steps of 1.25 nanoseconds.

Memory Control Unit

The simulation of the memory control unit is shown on the next page. Initially the reset is kept asserted for 10ns during which the counters get loaded with the initial value. The window selection signal is kept at '00' and this ensures that the addresses of the first set of coefficients in the ROM are generated. The ROM addresses are generated for the eight coefficients and after the last one it is reset to the first value. As the window selection signal is changed the addresses generated by the memory controller change accordingly. The red line shows the point where the system starts working.

Name	Value	Stim	2 4 6 8	10 m 12 · · · 14 · · · 16 · · · 18 · · · 20 · · · 22 · · · 24 · · · 26 · · · 28 · · · 30 · · · 32 · · · 34 ·	ns
MCLK	0	Clock			*
P RST	0	R			_
FSCLK_ED	0	Clock			-
· ACCENB	0				
ACCLAT1	U	1			
🗉 🖻 wnsel	0	<= 01	0	· · · · · · · · · · · · · · · · · · ·	
· ROMRDN	1				
· ROMCSN	1				_
E • ROMADDR	00		(00	01 X02 X03 X04 X05 X06 X07 X08 X01 X02 X03 X04 X05 X06 X07 X08 X09 X0A X0B X0C X01	
- SRAMWRN	0	1			-
SRAMRDN	1				
- SRAMCSN	0	1			
	000	1	(000	2001 X002 X003 X004 X005 X006 X007 X008 X001 X002 X003 X004 X005 X006 X007 X008 X001 X002 X003 X004 X00	ő
	009		(009	X00A X00B X00C X00D X00E X00F X010 X009 X00A X00B X00C X00D X00E X00F X010 X009 X00A X00B X00C X00	ő
🗉 🖉 counter_514	012	1	(012	رەت كەتكى	Ĩ
	01B		(018	Хотс Хоть Хоте Хотя Хого Хог1 Хогг Хотв Хотс Хоть Хотя Хогя Хого Хог1 Хогг Хотв Хотс Хоть Хоте Хот	ī
" clk	U				

Fig Simulation result of the Memory Controller

Name	Value	Stim	1 · · 30 · · · 32 · · · 34 · · · 36 · · · 38 · · · 40 · · · 42 · · · 44 · · · 46 · · · 48 · · · 50 · · · 52 · · · 54 · · · 56 · · · 58 · · · 60 · · · 77 · · · n
► MCLK	0	Clock	
► RST	0	R	
FSCLK_ED	1	Clock	
ACCENB	1		
ACCLAT1	0	Î	
🗉 🖻 wnsel	3	< <mark>=</mark> 11	χι χε
P ROMRDN	0		
P ROMCSN	0		
E • ROMADDR	1D		<u></u>
• SRAMWRN	1	1	
SRAMRDN	0		
SRAMCSN	0		
	003		7 Хася Хаат Хааг Хааг Хааг Хааг Хааг Хааг Хааг
E Counter_513	00B		= χάτιο χασε χασε χασε χασε χασε χασε χασε χατα χασε χασε χασε χασε χασε χασε χασε χασ
	014		7 XO13 XO13 XO14 XO15 XO16 XO17 XO18 XO13 XO12 XO13 XO14 XO15 XO16 XO17 XO18 XO13 XO13 XO14 XO15 XO16 XO17 XO18 XO13 XO14
	01D		ד אמצ איז
^{ar} clk	0		

Fig Simulation Result of the Memory Controller (contd.)

References :

[1] lm,y.c.;and liu,b.,"design of cascade form fir Filters with discrete valued coefficients." *ieee* trans. Acousi speech *signal* pmcessing, vol 36 no 11, pp.1735-1739,1988.

[2] parks, t. W.; and mcclellan, j. H. "chebyshev Approximation for nonrecursiv digital filters with linear Phase." *ieee* trans. Circuit theory vol 19, pp89-94. 1972.

[3] oppenhaim, a.v. digital signal pmcessing. Prentice Hall, 1975.

[4] bochnick, h.; anheier, w.. "fir filter design using Verilog and vhdl". Pmceedings of ihe nato advanced Study instirule on fundarnenials and standards in Hardware description languages 11, ciocco, barga, Italy.1993.

[5] khoo, k. *Y.;* kwentus a.; and willson, a.n. Jr., "an Efficient175 *mhz* programmablefir digital filter" Pmceeding *of* the *ieee h i*. Symp. Circuits and system Pp72-75, 1993.

[6]laskowski, *j*; and samueli, h., "a 150mhz 43tap Half-band fe? Digital filter in 1.2p cmos generated by Compiler. Pmceedings *of* the *ieee* cusi. *Ic* conference, 11.4.1-11.4.4

[7]evans, j.b., "an efficient fir filter architecture", Proceedings of ihe *ieee* 1ni.symposiurn *on* circuits and Systems, pp627-630, 1993.

[8]chen,s., mulgrew,b and grant, p m., "a clustering Technique for digital communications channel Equalization using radial basis function", *ieee* trans. Neural networks, vol4, pp570-578.

[9]mamun bin ibne reaz, md shahidul islam, md Shahiman sulaiman, md. Alauddin ali, "a multipurpose Fir filter design using vhdl, pmceedings *of* the *int. con/: on* robotics, *vision, in/:* and sigrtal.