

**DISTRIBUTION IN LOW POWER CLOCK USING MULTIPLE  
VOLTAGES AND REDUCED SWINGS**

<sup>1</sup>Peeyush Agarwal, <sup>2</sup>Arvind S.M., <sup>3</sup>Sangya Thakur, <sup>4</sup>Paras Dhama,  
<sup>1,2,3,4</sup>SRM University Kattankulathur, India.

**ABSTRACT**

*Significant fractions of the dissipation in power of a chip is accounted by clock networks and are critical to performance. The algorithms and theory for building a low power clock tree is presented in this paper when at a lower voltage, the clock signal is distributed and is translated to a voltage which is high at the utilization points. The low power schemes to be used are two: reduction in swing and many supply voltages. The issue of construction of tree and present conclusions which are relevant to many technology generations as per the NTRS are analyzed.*

**INTRODUCTION**

One of the most important parts of a synchronous VLSI chip are constituted by the clock signal as it can influence the area, power dissipation and speed of the system.

Power dissipation is one major drawback associated with clock networks. It is shown in studies that the power dissipated by clock network is 20-50% of the total power on a chip. Strategies for significantly reduction in the power dissipation of the clock network are needed to develop ,the work in this paper is based on the observation that the clock network can be made to dissipate less power by using a lower Vdd to distribute the signal over the chip.

Research has been done on the problem of clock tree synthesis for zero skew. A recursive bottom-up combination of two zero-skew subtrees has been performed by this method by finding a tapping point which ensures zero skew in the subtree which is larger. A method called The Deferred-Merged Embedding (DME) embeds a given clock tree topology optimally in the Manhattan plane with skew of zero and attempt are made so that the total wire length is minimized.

Controlling of the short circuit dissipation of power is done by the enforcement of a constraint that the clock edge should never have a transition (rise/fall) time larger than a given specified time throughout the clock tree.

The below stated equation lists the expression for the charge/discharge power dissipation.

$$P = f C_L V_{dd} V_s \text{ equation 1}$$

Where clock frequency is  $f$ , load capacitance is the  $C_L$ , supply voltage is the  $V_{dd}$ , and the output swing of the buffer is  $V_s$ . In the cases where the output of the buffer swings from 0 to  $V_{dd}$ ,  $V_s$  and  $V_{dd}$  have the same value and the formula reduces to  $P = f C_L V_{dd}^2$ .

Since fundamental parameter for the circuit is  $f$ , no changes can be made and the reduction in its effects can only be done by techniques like clock gating.

Therefore, the reduction in the dissipation of power in the clock network can only be made by


- (a) Reduction in the total load capacitance, that is consistent with attempting which leads in achievement in the minimal wire length and the minimal power dissipation in buffer.
- (b) Reduction in  $V_{dd}$ , which leads to a quadratic reduction provided there is also simultaneous reduction in  $V_s$  by the same factor.
- (c) Reduction in  $V_s$  without a reduction in  $V_{dd}$ , which is corresponding with a linear reduction in the dissipation of power.

A new theory is presented in this work and results for building low power clock trees using a smaller voltage to distribute the signal over the chip, and then converting this low voltage clock signal is done back to a higher voltage at the utilization points.

## 1. STATEMENT OF THE PROBLEM

### 1.1 Structure of the Clock Tree

A multiple supply voltages clock scheme was proposed and is illustrated in Figure 1 below.




**Figure 1: Low Power Clock Scheme**

In order for the regeneration of the signal and maintenance of a sharp slew rate when the signal goes through the network, the use of immediate buffers is recommended in the clock tree. It is proposed in this paper, an HL converter is inserted without giving a justification that is specific, at the root of the clock tree, , and at the clock sinks, LH converters are inserted, which finally leads to the placing of the entire clock tree in the region of low voltage.

## 1.2 Level Converter Circuits

### 1.2.1 A Level Converter Using Multiple Supply Voltages


The need is to convert the clock swing from a voltage range which is high of  $V_{ddH}$  to a voltage range which is low of  $V_{ddL}$ . For ensuring that there is no transient current which is having significance, the part which  $V_{ddH}$  drives is having more usage of feedback which helps to speeding up of the transition.



**Figure 2: An LH converter circuit**

### 1.2.2 A Level Converter by the use of Reduced Clock Swing

Output clock swing is another variable that can be adjusted so that dissipation of power is reduced as explained in equation (1). For the problem of clock tree, there would be delay and transition times by the use of a driver to drive a long interconnecting wire without the use of any repeater drivers. A clock scheme with reduced-swing is presented with drivers in this paper, as illustrated in Figure 3. The driver having reduced swing is shown in Figure 3 and its output swings that change its value from  $V_{tn}$  to  $V_{dd}-|V_{tp}|$ . For acting as an inverter, M4 and M5 are there and M3 and M6 change the ground and supply voltages to  $V_{dd}-|V_{tp}|$  and  $V_{tn}$ , respectively, hence ensuring a zero steady-state short circuit current and keeping both the output swing and the input swing same.



**Figure 3: Clock Scheme with Reduced Swing**

Finally, there is a modification version of the fully complementary Self-Biased CMOS differential amplifier, the reduced swing receiver. By feeding back the output signal to the other differential input node, the modification is performed.

A few comments about the circuits above are in order:

1. The transistors will have to be sized appropriately.
2. The transistors M3 and M6 which are present in the reduced swing buffer. When the output voltage reaches  $V_{dd}-|V_{tp}|$  [ $V_{tn}$ ] make the output swing limited by turning off a path to  $V_{dd}$  [ground]. Availability of discharge path is negligible to reduce the voltage back to  $V_{dd}-|V_{tp}|$  if the voltage on the connected wire rises above  $V_{dd}-|V_{tp}|$  due to the reason of coupling with another wire. Unexpected skews can be brought out because of the delay in fall to increase from the nominal value.

3. The outputs of the reduced swing buffer can rise towards  $V_{dd}$  or fall towards ground due to the leakage currents, it is also dependent on the polarity the output state is having, if the clock is stopped for a period of time so that power can be saved. As a result, unexpected skews can be seen in the first clock cycle after the reactivation of the clock is done. By the usage of a design discipline that starts the clock one or more cycles earlier to when it is required to be started, this may be overcome.
4. The delays in the given circuits are susceptible to effects of noise and noise having power supplies as the ones described in item 3.

### **INSERTION OF BUFFER**

The possibility of buffer insertion at the base of the two subtrees which are child is considered after joining of each pair of sub trees. For a buffer to be inserted, the criterion is that the slew rate at each buffer input and each sink node is faster than a specified given amount.

There are two reasons that the LH converters are placed having a major impact on the dissipation of power of the clock tree:

- (a) More numerous converters than any other type of buffer are LH converters as the converters which are at the lowest stage of the clock tree are LH converters.
- (b) A larger amount of power per unit wire length is consumed by the wires downstream of the LH converters because they are driven at the high swing.

An important role is played in the total power dissipation of the tree by the positioning of LH converters.

### **1.3 Theoretical Results on Buffer Positioning**

The criteria which is used to determine the results determine the positions of the LH converters, by using a common area measure that gives an estimation of it as the sum of buffer widths.

**Theorem 1:** *For the buffer area solution to be minimum, the insertion of LH converters is necessary at the clock sinks, appropriately sized so that the clock slew rate constraints can be met.*

**Proof:** Let two subtrees  $T_1$  and  $T_2$  be taken that are zero-skew merged to form a subtree which is large, as it is shown in Figure 4. Two options are considered for the possibility of inserting an LH converter in this subtree is:

- (a) The subtree formed by merging  $T_1$  and  $T_2$  is driven by an LH converter of size  $w_1$
- (b) LH converters of size  $w_2$  and  $w_3$ , drive  $T_1$  and  $T_2$  respectively

The sizes of LH converter are chosen that requirements of edge rate for each subtree are not be met by the use of same size of LH converter.




Figure 4: Buffer Placement

$w_1$  must be greater than  $w_2 + w_3$  in order for option (b) to be an area-optimal solution.




Figure 5: Buffer Sliding

A subtree driven by a buffer as shown in figure 5, of which characterization is done by the delay downstream,  $t_d$  and the capacitance downstream,  $C$ . The relationship between  $w$  and  $w'$  can then be given as:

$$t/2 = k/w'(C + lC) + r_0 l C + lC_0/2 + t_d = (k/w) c + t$$

Where  $t_d$  and  $C$  are, respectively, the downstream delay and capacitance of the location of buffer  $w$ , the length of the segment along which  $w$  is moved up to  $w'$  is  $l$ , and  $k$ ,  $r_0$  and  $C_0$  are respectively, the unit resistance of buffer, the unit resistance of wire and the unit capacitance of the wire. This leads to the relation

$$1/w' (1 + lC/C) + r_0 l/k (1 + lC/2C) = 1/w$$

Since it can be clearly seen that the factor of multiplication for  $1/w'$  is much larger than 1 and a positive number is added to the quantity, this gives us a result  $1/w > 1/w'$ , i.e.,  $w' > w$ .

Therefore, when Figure 4(b) which has both the buffers are made to slide up until they are just merging point downstream, as shown in Figure 6(b) the size  $w_2' > w_2$  and  $w_3' > w_3$ .

For the transition time requirement to be satisfied at the leaf nodes, the following relationship must hold.

$$K / w_2' ((l_1 + l_2)C_o + C_1 + C_2) + r_o l_1 C_o l_1 + C_1 + t_{d1} = k (l_1 C_o + C_1) + r_o l_1 C_o l_1 + C_1 + t w_1^2$$

When we simplify the following expression, it is found that the relationship between  $w_2'$  and  $w_1$  is 2.

$$w_2' = (l_1 C_o C_1) / ((l_1 + l_2) C_o + C_1 + C_2) w_1 = (C_{left} / C_{total}) w_1$$

Where the sum of the capacitance downstream in both sub trees is  $C_{total}$  and  $C_{left}$  is the total capacitance downstream in the sub tree which is on left. Similarly, it can be defined that  $C_{right}$  is the total capacitance in the subtree which is on the right, the expression for  $w_3'$  can be derived as

$$w_3' = (l_2 C_o C_2) / ((l_1 + l_2) C_o + C_1 + C_2) = (C_{right} / C_{total}) w_1$$

Therefore, adding (5) and (6), we obtain the result

$$w_1 = w_2' + w_3' \quad (7)$$

The scenario that is shown in Figure 4 (a) is much worse than that in Figure 4(b) when buffer areas are considered as  $w_2'$  and  $w_3'$  are greater than  $w_2$  and  $w_3$  respectively, and also  $w_1 = w_2' + w_3'$ . Positioning an LH converter in the tree at lower place is considered to result in cost of smaller area as long we know that the size of LH converter is always proportional.

Next, Two scenarios are considered in terms of the dissipation of power shown in Figures 4(a) and 4(b). As before transition time constraints at the sinks are met with each of  $w_1$ ,  $w_2$  and  $w_1'$ .

$$P = k_1 w + k_2 (8)$$

The output stage is assumed to be sized in such a way that the ratio of the NMOS transistor to the PMOS are equal.

Therefore, as the scenario of Figure 4 is considered, in order for option (a) to be better than option (b), the following condition must hold:  $k_1 w_1 + k_2 + k_3(L_1 - l) + k_4(L_2 + l) < k_1 w_2 + k_2 + k_1 w_3 + k_2 + k_3 L_1 + k_4 L_2$  (9)

Where  $k_3 = f V_{ddL}^2 C_o$  and  $k_4 = f V_{ddH}^2 C_o$ .

**Theorem 2:** *The power in the clock tree  $P_1$  is considered at a specific positioning of the LHconverters, which is sized to meet the transition time constraints at the sinks. Let the power corresponding to LHconverters be  $P_2$  which is inserted at any location which is high in the tree, appropriately sized to satisfy transition time constraints. The dissipation of power  $P_1 < P_2$  but the following condition should hold:  $k_2 > k_1(w_1 - (w_2 + w_3)) + l(k_4 - k_3)$  (10)*

**Proof:** Immediately followed from a simplification of (9). It is stated in the inequality in (10) that  $k_2$  must be greater than the sum of the dissipation of power due to the increase in size of the buffers.

In order for (10) to be true,  $k_2 > k_1(w_1 - (w_2 + w_3))$  and  $k_2 > l(k_4 - k_3)$ , as we can see that both terms of the right hand side are positive The expression of the latter condition can be given as  $l < k_2 / (k_4 - k_3)$

Technology	250	180	150	130	100
$V_{ddH}/V_{ddL}$	1.38	1.2	1.25	1.25	1.33
Maximum $l$	26.5	9.7	2.8	7.5	4.9

Benchmar ks	r1	r2	r3	r <sup>2</sup>	r5
Avgl to first buffer	463	357	366	315	293

Table1: Required and Average Wire length

## 2. PROPOSED ALGORITHM

### 2.1 Outline of the Algorithm

The major difference is in the usage of an HLconverter at the root of the tree and at various points in the clock tree, the use of LHconverters.

#### **Algorithm** Bottom-up Buffer Insertion

INPUT: set of sinks S, technology parameters OUTPUT

Tree of buffered merging segments

BEGIN

$A = S$  /\*  $A$  being a set of non-buffered segments \*/

$B = \Phi$  /\*  $B$  being a set of buffered segments \*/ while ( $|A| > 1$  or  $|B| > 0$ ) if ( $|B| > 0$ ) and ( $|A| = 0$ )

$A = B$ ;  $B = \Phi$  /\*if A is empty and B is non-empty, swap them\*/

$G(E, V) = DT(A)$ ; /\* Build Delaunay Triangulation on A \*/

$I = \text{Find\_independent\_edges}(G)$ ;

$A = A - \{b, c\}$  if (buffer insertion criterion satisfied)

b= insert buffer (b);

c= insert buffer (c);

a= zero merge (b, c);

B=B U{a}

Else

A=A U{a}

END

***Figure 7: Algorithm Hierarchical Clustering-Based Buffer Insertion***

A Delaunay Triangulation on **A** is built, and then a nearest neighbor graph is constructed. From **A**, the two merged segments will be deleted and the new merging segment will be checked to see whether the transition time constraint is satisfied. Once the first level of clock buffers is added, the sets **A** and **B** are swapped, the whole procedure is repeated again. The algorithm is proceeded until only one node is left and **A** and **B** is empty. At this point, a tree of segments is returned by the procedure.

***Property:*** It is ensured by algorithm of Bottom-up Buffer Insertion that there will be an equal number of buffers for any path from the root to the sinks.

## **2.2 Finding a Minimum Power Solution**

For each merging point, a tuple [ $S_{buffered}, S_{unbuffered}$ ] is stored. The parameters  $S_{buffered}$  and  $S_{unbuffered}$  give the best solution for the situation where an LH converter has been added or has not been added to the downstream subtree. At the current level the two  $S_{unbuffered}$  solutions are combined to create a  $S_{unbuffered}$  solution, whenever two sub trees are merged. A  $S_{buffered}$  solution may be created either by combination of the two  $S_{buffered}$  solutions from the subtrees, or by combination of the two  $S_{unbuffered}$  solutions and an LH converter is placed at the merging point, which is sized so that the transition time requirements are met at the leaf nodes. This is continued up the tree until the maximum size is less than the required buffer size, and this is the point where the optimal solution is chosen.

## **3. EXPERIMENTAL RESULTS**

There are five benchmarks on which our algorithm was tested. The parameters that are used are based on a 250 nm technology and are listed in Table 2. The unit driver resistance is  $R_0$ ; all other parameters are as described earlier.

The comparison of power dissipation between algorithms CL is shown in Table 3 which is augmented with a buffer insertion algorithm and our algorithm. The values of total power as shown in the table are the sum of the buffer power  $P_b$  and the wire power  $P_w$  in the clock network. The clock skew is zero by construction according to the delay metrics.

The figures that are shown in Table 3 are based on a 500MHz clock having the transition times which is accounting for 10% of the clock period. Our power minimization algorithm using  $V_{ddH}=2.5V$  and  $V_{ddL}=1.8V$  are having the results which are shown next under “Dual  $V_{dd}$ .” Finally, the results of applying our power minimization algorithm under  $V_{ddH}=2.5V$  is shown, with the use of a swing voltage which is lower,  $V_s$  that varies from  $V_{tn}$  to  $V_{ddH}-|V_{tp}|$ ; it is assumed that  $V_{tn} = |V_{tp}| = 0.2 V_{dd}$ . There is a column marked “Low Swing.”, these results are presented there. For the benchmarks r1 through r5, 2, 10, 14, 28 and 56 are the number of buffers that are moved one level up from the sinks respectively. For any of these benchmarks, no buffers are moved more than one level up from the sinks.

Table 2: 250 nm Technology Parameters

<b>Benchmark</b>	<b>CL</b> (mW)	<b>Dual <math>V_{dd}</math></b> (mW)	<b>Low Swing</b> (mW)
<b>r1</b>	26.93	13.34(50.5%)	16.31(39.4%)
<b>r2</b>	49.63	27.67(44.2%)	33.43(32.6%)
<b>r3</b>	62.19	35.11(43.5%)	43.80(29.6%)
<b>r4</b>	130.57	71.77(45.0%)	90.44(30.7%)
<b>r5</b>	183.02	105.67(42.3%)	134.62(26.4%)

It can be clearly seen from Table 3 that the power saved when reduced swing buffers and multiple supply voltages are used are an average of 31% and 45% respectively. An upper bound on the power savings is determined by

$$\Delta P_{max} = 1 - (V_{ddL}^2 / V_{ddH}^2) = 52\%$$

#### 4. CONCLUSION

Table 3: Power Dissipation of the Clock Trees

Parameters	Values
<b>C<sub>o</sub></b>	53.1 aF
<b>R<sub>o</sub></b>	0.293 Ω/μm
<b>R<sub>d</sub></b>	17.1 KΩ
<b>C<sub>b</sub></b>	170 aF
<i>f</i>	500 MHz
<b>V<sub>ddH</sub>-V<sub>ddL</sub></b>	2.5-1.8V

An analysis of the problem of routing of clock trees presented at different voltages for the purpose of utilization and distribution. It is guaranteed by our implementation that number of buffers is equal along any path from root to sinks, and for the distribution of the clock signal, a low voltage is used before it is converted again to a voltage which is high at the points of utilization. Our algorithm has been applied to the low power clock schemes: Reduced-swing buffers are used in one scheme, while multiple supply voltages are used by the other. The experimental results show that using our algorithm, the low power clock schemes provide significant savings in the dissipation of total power.

The ideal power reduction is given by  $[1 - (V_{swing}/V_{dd})]$  Using a single  $V_{dd}$  with a reduced swing and  $[1 - (V_{ddL}^2/V_{ddH}^2)]$  using two voltages  $V_{swing}$ . Technology constraints such as the maximum electrical field sustainable by the thin oxide will determine the maximum  $V_{dd}$  as the device performance is scaled down. The values of minimum  $V_{ddLOW}$  and the value of  $V_{swing}$  both depends on the threshold voltage – scaling in these is not as fast as  $V_{dd}$  in future technologies – and considerations on noise, which is going to limit the value of  $V_{ddLOW}$ . Therefore, it is expected that the time will be reduced by using two supply voltages using the circuits described in this paper. We believe that significant benefits will be provided by this approach. However, techniques can be invoked using subthreshold logic so that the gains of an approach

are maintained that distributes the clock signal at a different value from its value which is at the utilization points.

The procedure which is used for the construction of zero-skew clock trees under is an extended part of techniques that are used nowadays. It is expected that when low voltages are there, techniques of noise avoidance that are better will be required and buffer insertion techniques are used. Two possibilities are presented by the work in this paper: we can use either two supply voltages that are independent, or a single supply voltage and a level converter that helps in lowering of the distribution voltage of the clock. It depends on the discipline used, that further constraints should be introduced on clock buffers locations of where the same  $V_{dd}$  is used in each row, buffer locations cannot be arbitrary. It is expected that the framework presented here can be extended since typical zero-skew algorithms can be extended so that restrictions on buffer locations can be accommodated.

## References

- [1] "Fully Complementary CMOS Differential Amplifiers," BY M. Bazes.
- [2] "Zero-Skew Clock Routing Trees," by A. B. Kahng.
- [3] "Zero Skew Clock Net Routing," by Y. C. Hsu.
- [4] "Clock Routing for High Performance ICs," by A. Srinivasan.
- [5] "Design and Characterization of a CMOS Off-Chip Driver having Reduced Power-Supply Disturbance," by R. H. Dennard.
- [6] "Zero Skew Clock Routing Algorithm," by R. S. Tsay.
- [7] "Clock Period Constrained Minimal Buffer Insertion in Clock Trees," by M. Sarrafzadeh.